Abstract-For a CIS readout chain based on 4T pixel, column amplification and CDS, we confirm that thermal noise can be reduced to be neglected compared to 1/f noise using parameters independent of the pixel design, namely column level gain, bandwidth control or correlated multiple sampling (CMS). Based on analytic noise calculation and simulation results using 180nm process, we show that CMS has no advantage over CDS for thermal noise reduction but offers slightly more 1/f noise reduction (about 20% less 1/f noise if high number of samples is used). 1/f and RTS noise originating from the in-pixel source follower transistor are reported to be the dominant noise sources in CIS readout chain. Based on analytic noise calculation, we demonstrate that, for a given CMOS process, the input referred 1/f noise is minimal for a unique pair of gate dimensions of the in-pixel source follower and we give its expression as a function of technological parameters.
I. INTRODUCTION
In state of the art low light CIS readout chains, circuit techniques reduce effectively the reset noise, pixel offset and thermal noise. However, even with a CDS, 1/f noise and random telegraph signal originating from in-pixel amplifier dominates the read noise [1] . To address this problem, inpixel amplifiers, with relatively low in-pixel 1/f noise, like pMOS [2] transistor or buried channel nMOS [3] can be used. The 1/f noise optimization through transistor dimensions is important to be discussed. In fact, both the pixel conversion gain and the 1/f noise power spectral density (PSD) depend on the gate area of the in-pixel amplifying transistor, thus, for a given technology and design constraints, the optimal gate dimensions have to be found. In this paper we present circuit techniques reducing thermal and 1/f noise. Section 2 presents the analog readout chain. Based on analytic noise calculation and transient noise simulations, we analyze, in section 3 the impact of multiple sampling (CDS and CMS), bandwidth control and column gain, which are independent of the pixel design, on thermal and 1/f noise. In section 4 we give a mathematical demonstration, using analytic 1/f noise expression, leading to the optimal gate dimensions of the in-pixel amplifying transistor, for a given CMOS process. We confirm the analytic results with transient noise simulations using a 180nm process.
II. LOW LIGHT CIS READOUT CHAIN
Classic low light CIS readout chains are based on 4T pixels with pinned photodiode, column level amplification with 4T readout chain with in-pixel pMOS source follower, column amplification and CDS bandwidth control and correlated double sampling (CDS) or multiple sampling (CMS). Figure 1 presents the readout chain used for noise calculation and transient noise simulations. The conversion gain (CG) of the 4T pixel is given by [4] 
Where G SF is the gain of the source follower stage, C SN is the sense node capacitance defined by parasitic capacitances of the reset transistor, the transfer gate, the n+ junction and wiring. It is decorrelated from the amplifying transistor parasitic capacitances contribution. C GD and C GS are gate drain and gate source capacitances of the in-pixel amplifying transistor, and q the charge of one electron. 
Column amplification is commonly used in sensitive CMOS image sensors to reduce thermal noise by controlling the bandwidth and minimizing the noise contribution of ADC stage [6] [7] [3] . As depicted in figure 1 , column amplifier is implemented using a single stage complete cascode amplifier associated with two capacitors whose ratio determines the gain of the stage. CDS is operated by means of AZ0 and AZ1.
Auto-zeroing at the column amplifier and ADC level reduces offsets of the source follower and column level amplifiers. For noise calculation, we consider the noisy model of a MOS transistor in saturation where the source drain noise current PSD including thermal and 1/f noise is given by [5]
Where k is the Boltzmann constant, T the absolute temperature, g m the transconductance of the transistor, γ the excess noise factor given by, in case the transistor is in strong inversion, 2n 3 where n is the slope factor [5] , K is a process dependent parameter referred to as the Flicker noise constant, C ox is the gate oxide capacitance area density for a given technology process and α is a process parameter whose value ranges between 1 and 2.
III. CORRELATED SAMPLING AFTER COLUMN AMPLIFICATION AND BANDWIDTH CONTROL

Fig. 3. CDS model
The correlated multiple sampling is a general case of CDS. CMS results in the average value of M samples obtained after successive correlated double sampling separated by T CM S (average of the signal after CDS). The CMS is implemented after amplification and bandwidth control in column level circuitry. Figure 3 shows a simplified model of a CDS circuit. The signal is low-pass filtered before sampling. The output voltage after CMS can be expressed by
Considering a first order low pass filtering with a cut-off frequency f c , the transfer function of the CMS is given by
Consider a noise source at the input of CMS circuit with a power spectral density S(f ) given by
Where N th is the white noise PSD and N 1/f represents a 1/f noise constant. The output noise PSD is given by
For simplification we consider T CDS = M T CM S . Based on numerical evaluation, Figure 4 and 5 show the thermal noise variance normalized with 
Thermal noise variance is then multiplied by 2 M . and 1/f noise variance can be given by
Where α CM S is ploted in figure 5 , for different values of M , as a function of 2πf c T CM S . The small signal analysis of the 
Where C in is the integrating capacitor of the column amplifier,C L the load capacitance, C GS and C GD are gate source and gate drain capacitances of the in-pixel source follower transistor, G A the column level gain, γ SF and γ A are respectively the noise excess factors of the in-pixel amplifying transistor and column amplifying transistor. The design parameters, independent of the pixel design, that reduce thermal noise are the number of CMS samples M , the column gain G A and the frame rate inversely proportional to C. But since increasing M for a given readout chain decreases proportionally the frame rate, using M samples has the same effect of reducing M times the bandwidth (using M C instead of C). referred 1/f noise is given by
Where c GS is the gate source capacitance per unit area and c GD is the gate drain capacitance per unit length of the in-pixel amplifying transistor. For 1/f noise, analytic noise calculation shows that multiple sampling offers a slight advantage compared to CDS as shown in figure 5 (about 20% less noise for M = 8). This result is confirmed with transient noise simulations shown in figure 8. 
IV. IN-PIXEL TRANSISTOR GATE DIMENSIONS
OPTIMIZATION
Thermal noise originating from the pixel source follower and the column amplifier can be reduced by means of the column level gain G A and by increasing proportionally the readout time and C L . Transient noise simulations results shown in figures 6, 7 and 8 show that using these techniques, thermal noise can be reduced to make 1/f and RTS noise originating from the in-pixel source follower dominant. Based on equation 11, the 1/f noise can be optimized by choosing the source follower dimensions that minimize F(W,L) defined by :
The minimum of F (W, L) corresponds to the optimal W and L. It becomes a mathematical problem to solve in the set
where W min and L min are the minimum gate dimensions allowed by technology. The local and global extrema correspond to the points that nullify the gradient. Otherwise they exist in the border of the set. After calculation of the gradient, one can find :
Since L is positive as all the parameters of F , F (W, L) has no extrema except on the square defined by the border of
The problem is then simplified and only the functions F (W min , L) and F (W, L min ) have to be studied. We find for F (W min , L)
or :
By calculating the difference between values of F (W, L) in optimal points defined in equations (13) and (14). One can find that it is proportional to c GS W min L min − C SN . Thus, if C SN > c GS W min L min the optimal point is defined by equation (13), and if C SN < c GS W min L min the optimal point is defined by equation (14). This result is interesting since it gives the optimal (W, L) for a given technology depending on C SN . In case a minimum point (W min , L) or (W, L min ) is out of the possible range, the closest possible point is to be used instead. Based on this analysis, it is simple to find the optimal in-pixel source follower gate dimensions. This transistor can be biased depending on the obtained W/L ratio.
To give an example, we plot, in figures 3, the calculated input referred noise, of a 180nm process where the minimum gate width is given by 0.22µm and the minimum gate length is given by 0.3µm, C ox = 5.10f F/µm 2 , c GS = 3.4f F/µm 2 and c GD = 0.4f F/µm and C SN = 0.8f F . Analytic noise calculation shows that, for the 180n we used, 1/f noise is minimal for in-pixel amplifying transistor with the minimum width and large length ( Based on analytical noise calculation confirmed with transient noise simuations using a 180nm process, we find the following results
• Thermal noise can be reduced independently from the in-pixel source follower design by means of column level gain, bandwidth control or multiple sampling.
• CMS shows no advantage over CDS for thermal noise reduction and offers slightly more 1/f noise reduction (about 20% less 1/f noise if high number of samples is used).
• 1/f noise dominates then the read noise. For a given CMOS process, and a given C SN , the optimal gate dimensions W and L for the minimum 1/f noise can be obtained analytically. This transistor can be biased depending on the obtained W/L ratio.
• For a given CMOS process and a given C SN , if C SN > c GS W min L min the optimal point is defined by (W, L) opt,Wmin = (W min ,
It is defined by (
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